Monitor Refresh issue with some cores (cores aren't the problem)

https://github.com/mist-devel/mist-board/wiki

Moderators: Mug UK, Zorro 2, spiny, Greenious, Moderator Team

seastalker
Captain Atari
Captain Atari
Posts: 184
Joined: Sun May 15, 2016 3:44 pm

Monitor Refresh issue with some cores (cores aren't the problem)

Postby seastalker » Wed Aug 15, 2018 8:15 pm

I am using the Mist currently with an IBM PS/1 monitor because it is a CRT and accepts the VGA plug type. Some cores by default (Vectrex, Updated Apple II, Gameboy, CCE [Brazil] Color Computer are the main culprits) flicker like there is a refresh issue once started where it is hard to even read the menus. Are these starting in 15khz by default and my IBM monitor is not happy with it?

User avatar
DrOG
Captain Atari
Captain Atari
Posts: 409
Joined: Sun Jul 31, 2016 8:23 pm
Location: Gyula, Hungary

Re: Monitor Refresh issue with some cores (cores aren't the problem)

Postby DrOG » Thu Aug 16, 2018 4:28 am

Hi!

The Vectrex core is '31kHz only', I wrote about it's sync problems formerly in the core's own topic:

viewtopic.php?f=115&t=33150

Found the reason of incompatibility with my TV: the core provides a composite (horizontal+verztical) 31kHz sync signal over VGA pin 13 instead of pure HSync. Discovered it accidentally, forgot to switch on my sync merger on my DIY RGB->YUV converter, and despite it the result was an acceptable picture (see screenshots). Probably it won't cause any visible difference on monitors being less picky than my TV.


Another issue may be the polarity of the sync signals: the standard says both of them should be negative at 640x480@60Hz, but i.e. in case of Apple ][ core both H and V syncs are positive. At 800x600 resolution both should be positive, but one is negative in case of GameBoy core.

See VGA specifications here:
http://www.javiervalcarce.eu/html/vga-s ... cs-en.html

You may use logical gates (members of the SN74 IC family) to reverse sync polarity, or merge them to C-Sync, but it would be more elegant solution to handle these problems on core level (but I'm not familiar with VHDL/Verilog).

More info about it in another topic of this forum:
viewtopic.php?f=115&t=31322&p=339730#p339696


Return to “MiST”

Who is online

Users browsing this forum: No registered users and 4 guests